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Dramatic environmental and economic impact of the ever increasing power and energy consumption of
modern computing devices in data centers is now a critical challenge. On the one hand, designers use
technology scaling as one of the methods to face the phenomenon called dark silicon (only segments
of a chip function concurrently due to power restrictions). On the other hand, designers use
extreme-scale systems such as teradevices to meet the performance needs of their applications which
in turn increases the power consumption of the platform. In order to overcome these challenges, we need
novel computing paradigms that address energy efﬁciency. One of the promising solutions is to
incorporate parallel distributed methodologies at different abstraction levels.
The FP7 project ParaDIME focuses on this objective to provide different distributed methodologies
(software–hardware techniques) at different abstraction levels to attack the power-wall problem. In par-
ticular, the ParaDIME framework will utilize: circuit and architecture operation below safe voltage limits
for drastic energy savings, specialized energy-aware computing accelerators, heterogeneous computing,
energy-aware runtime, approximate computing and power-aware message passing. The major outcome
of the project will be a noval processor architecture for a heterogeneous distributed system that utilizes
future device characteristics, runtime and programming model for drastic energy savings of data centers.
Wherever possible, ParaDIME will adopt multidisciplinary techniques, such as hardware support for
message passing, runtime energy optimization utilizing new hardware energy performance counters,
use of accelerators for error recovery from sub-safe voltage operation, and approximate computing
through annotated code. Furthermore, we will establish and investigate the theoretical limits of energy
savings at the device, circuit, architecture, runtime and programming model levels of the computing
stack, as well as quantify the actual energy savings achieved by the ParaDIME approach for the complete
computing stack with the real environment.
 2015 Elsevier B.V. All rights reserved.1. Introduction
The growing popularity of cloud computing has greatly
increased the scale of data centers resulting in signiﬁcant increasein power dissipation. We have identiﬁed several issues at different
levels (programming model, runtime, hardware and device) that
need to be addressed in order to reduce the power consumption
and increase the energy efﬁciency of data centers.
The ﬁrst issue is that modern servers suffer from the vivid
power ﬂuctuations due to sudden changes in workload. This is
attributed to lower utilization of processor power for running the
software. In real scenarios, the processor needs only 20% of its
processing power to execute the application. When scaling beyondMicro-
2 S.K. Rethinagiri et al. /Microprocessors and Microsystems xxx (2015) xxx–xxxthe computing node to the data center, power consumption is
independent of the computing load of the system. The nodes keep
state in memory and on local disk which means that they cannot
be turned off even if the load is low. For this issue, we need to pro-
pose a novel scheduling policy between the computing nodes to
raise work load at the same time adhering to Service Level
Agreements (SLAs).
The second issue is the trend in technology minimization and
the associated gains in performance and productivity. On the one
hand, we expect technology scaling to ﬁnally come face-to-face
with the problem of dark silicon [1] (only segments of a chip can
function concurrently due to power restrictions), which will push
us to use devices with completely new characteristics that must
be studied. On the other hand, as core counts increase, the shared
memory model based on cache coherence will severely limit code
scalability and increase energy consumption. Therefore, to over-
come these problems, we need new computer architectures that
are radically more energy efﬁcient.
The third issue is related to the programming model for the data
center applications. It must provide interface such as annotations
with the applications to maximize the utilization of resources dur-
ing runtime. It also must interact with the hardware to provide
information that can be used to apply aggressive energy saving
techniques. Moreover, it should not rely on the shared-memory
paradigm to enable scaling to a high number of cores.
The ParaDIME project addresses these issues to minimize
energy consumption of data centers. The high level objectives of
the ParaDIME Project can be summarized as follows:
 Objective 1: To build a reference Individual and Multiple Data
Center Infrastructure that incorporates new energy conscious
workload scheduling techniques utilizing information from
the runtime to radically decrease energy consumption; to quan-
tify the energy savings from employing these techniques by
running multiple applications to stress test this Data Center
platform.
 Objective 2: To develop an energy-aware programming model
driving an associated ecosystem, the ParaDIME Computing
Node (applications, runtime and architecture based on existing
Hardware) that showcases energy-efﬁcient SW programming
methodologies that radically decrease energy consumption; to
quantify the energy savings from employing these methodolo-
gies by running multiple applications to stress test this
Computing Node.
 Objective 3: To simulate a Future Computing Node based on
novel HW design techniques and new emerging devices that
function at the limit of CMOS scaling to radically decrease
energy consumption; to quantify the energy savings from
employing these methodologies.
The main outcomes of the project will be:
 Outcome 1 (Objective 1): A reference Individual and Multiple
Data Center Infrastructure that will help European companies
develop beyond green technology product offerings based on
the most promising energy-efﬁcient computing methodologies.
 Outcome 2 (Objectives 2 and 3): A roadmap that indicates the
most promising individual or combination of energy-efﬁcient
SW and HWmethodologies by quantifying the energy cost/ ben-
eﬁt for the Computing Node and (possibly) the Data Center mak-
ing use of both novel conﬁgurations of existing HW as well as
forward-looking architectures based on emerging devices.
The rest of the paper is organized as follows. Section 2 presents
the proposed ParaDIME project ﬂow and methodologies. Selection
of the benchmarks is given in Section 3. Section 4 illustrates thePlease cite this article in press as: S.K. Rethinagiri et al., ParaDIME: Parallel Dis
process. Microsyst. (2015), http://dx.doi.org/10.1016/j.micpro.2015.06.005preliminary results of methodologies proposed. Finally, we con-
clude in Section 5.2. ParaDIME project ﬂow and methodologies
ParaDIME stands for Parallel Distributed Infrastructure for
Minimization of Energy. As the name states, this project focuses
on the minimization and optimization of energy consumption for
the data center. Fig. 1 presents an overview of the project which
is based on several energy minimization methodologies. Before
discussing the ParaDIME Approach in detail, we must ﬁrst intro-
duce the ParaDIME Infrastructure, which is shown in Fig. 1. There
are two types of computing nodes in ParaDIME. The one used in
the Data Center which is build using existing hardware and the
ParaDIME Future Computing Node that represents the prototype
developed with the simulator at the architectural-level as shown
in Fig. 1. The various energy efﬁcient methodologies, which are
proposed in this project at different level are as follows:
At the highest level, the ParaDIME Infrastructure (initially based
on existing Hardware) consists of the ParaDIME Computing Node,
the Individual Data Center as well as Multiple Data Centers. The
Infrastructure relies on the Scala Programming Model and thus
natively supports programming languages running in the Java
Virtual Machine as well as their external components and their
associated runtimes and real hardware. It consists of the following
basic components:
 The existence of applications is critical to showing
proof-of-concept for our energy-efﬁcient programming
methodologies. Moreover, it provides the programming com-
munity as well as system integrators with an example as to
how our programming model may be employed.
 Language extensions and programming language constructs
also referred to as APIs are the most visible aspects of the
ParaDIME Approach to the programmers. While it may be pos-
sible to add support to applications via explicit library calls, this
approach is not satisfactory for large systems as it relies on cod-
ing conventions, leads to unnecessarily complex code and is
typically error prone. The addition of new language constructs
with well-deﬁned semantics is the soundest approach to import
support into existing languages.
 The runtime is the central component of the Computing Node,
the Individual and Multiple Data Center Infrastructure as it
implements the scheduling logic. It consists of several sched-
ulers in order to orchestrate message passing at the Node level
as well as to schedule jobs between nodes (Intra Data Center
Scheduling) and between Data Centers (Multi- Data Center
Scheduling).
 At both the Individual and Multiple Data Center level, the
ParaDIME Infrastructure uses real hardware which allows us
to analyze trade-offs with respect to current hardware as well
as provides initial insight as to where the bottlenecks may be
in the hardware of the future.
The ParaDIME Future Computing Node consists of the
following:
 A simulated hardware platform is used expressly to verify new
ideas for hardware support to increase energy efﬁciency.
 Finally, we will simulate at the Computing Node using inputs
for the near- and far-future devices to provide initial insight
into their behavior.
In the upcoming subsections, we will describe the different
methodologies based on which this project is built upon.tributed Infrastructure for Minimization of Energy for data centers, Micro-
Fig. 1. ParaDIME project ﬂow with two computing nodes (simulated and real hardware).
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2.1.1. Emerging devices
The geometric scaling has been the driving force during the past
decades of CMOS dominance, which is losing steam, we expect the
device scaling in the next decade to be tougher, relying on material
science and engineering. Fig. 2 shows the logic Vdd scaling trend
over different technology nodes. As is evident from the ﬁgure,
the diminishing difference between Vdd and Vt results in perfor-
mance degradation as well as induces more variability in the
design. To balance this problem, commensurate electrostatic and
mobility scaling is necessary. In the near future FinFET devices
seem plausible as an effective means to extend MOS scaling for
high-performance or low-power technologies at 20 nm and
beyond. They provide sufﬁcient protection against short-channel
effects, especially ‘‘off-state’’ leakage current. Fig. 2 shows the
device roadmap in the upcoming years. It is widely expected that
around 11 nm and beyond, strained silicon may run out of steam
and alternative channel materials will be required to achieve the
performance targets at low power. As a result, III–V MOS devices
have established itself as a viable candidate for technology nodes
of 10–14 nm.Fig. 2. Logic Vdd Scaling Trend-Asymmetric Vdd and Vt scaling trend hampers the
required voltage headroom to maintain the performance scaling in advanced nodes.
This headroom control with Vdd is viable to maintain energy-scalable architectures.
Please cite this article in press as: S.K. Rethinagiri et al., ParaDIME: Parallel Dis
process. Microsyst. (2015), http://dx.doi.org/10.1016/j.micpro.2015.06.005As we go beyond 10 nm scaling, the III–Vs are promising succes-
sors of MOSFETs due to their potential for sub-60 mV
sub-threshold swing. Such a reduced swing will be a requirement
for the ultra-low voltage operation of future generation of transis-
tors. For the near future, the behavior of these devices is expected
to follow past patterns, however the emerging devices for the mid
to far future will require new logic cell concepts that steer us
towards the energy-efﬁcient operation and yield-aware design.
ParaDIME will develop functional blocks such as adders, multipli-
ers, register ﬁle as well as virtual prototypes of different ARM pro-
cessors cores to enable architectural-level designers to predict the
performance for both near and far-future technology devices to
minimize the energy consumption.
2.1.2. Voltage limits
Due to the recent issues impacting device scaling aswe approach
the end of the CMOS roadmap, safe operation margins have been
increasing. In particular, there is a substantial ‘‘tax’’ in the case of
guard-bands for supply voltage. This guard-band is increasing due
to systematic and random variability, increased thermal stresses
and noise margins;. If we go below the safe limit and the associated
guard-band, one might encounter sporadic errors while simultane-
ously saving energy dramatically. As an example, decreasing the
supply voltage from 1.2 V to 0.7 V will lead to 3 dynamic energy
savings. This will require support from other levels, for example
using selective duplex replication at the architectural and program-
ming model levels for driving the chip below safe Vdd.
2.2. Architectural-level
2.2.1. Efﬁcient message passing
At the microarchitecture level, we have two goals for efﬁcient
message passing: (1) to leverage message passing to implement
an efﬁcient and scalable architecture and (2) to reduce the energy
consumption of delivering messages. We will achieve the ﬁrst goal
by eliminating the structures and overhead required for
cache-coherent shared-memory systems, thus improving the over-
all energy-efﬁciency of the system. We are aware thattributed Infrastructure for Minimization of Energy for data centers, Micro-
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and that it is very convenient for the programmer as data commu-
nication between cores is hidden. However, scaling to higher core
counts is not trivial and alternatives are already being explored
for many-core architectures [2]. We will address our second goal
of reducing the energy consumption of delivering messages by pro-
viding two relatively simple mechanisms: including instructions to
send messages to a particular level of the cache hierarchy of the
destination core and avoiding copying data when sendingmessages
to the same core.
On the top of that, we propose to use a message passing
co-processor that accelerates the processing of messages by
ofﬂoading the it to the co-processor and avoiding the OS/runtime
software. One step on the road to achieving this accelerated pro-
cessing of message is to have fast-task switching between the
threads in the processor. The cost of spawning a thread can be very
high and it is not cost effective if the task to execute is small. This
would typically prevent programmers to specify small tasks, with
the consequence of not expressing part of the available parallelism.
We envision a system where the main core can spawn threads in a
co-processor with much reduced cost, enabled by a very simple
interface based on full/empty bits.
2.2.2. Operation below safe Vdd
Reducing the supply voltage of a circuit (Vdd) is a well-known
technique for making trade-offs between performance and power
[3]. Many commodity processors implement Dynamic Voltage
and Frequency Scaling (DVFS) and offer a number of power modes
that use different levels of supply voltage. However, the applicabil-
ity of Vdd reduction is limited by safeguard bands that are neces-
sary to ensure correctness of execution. Redundancy can be used to
detect and correct errors, but full replication incurs signiﬁcant
energy overhead if not used carefully. In ParaDIME, we investigate
techniques to lower the Vdd below the safe limits that only result
in an overall reduction in energy consumption. We assume that the
programmer indicates when performance can be aggressively
traded off for reduced power dissipation (e.g., with the help of
annotations at the programming level).
2.2.3. Reduced precision computing
In ParaDIME, we will approximate ﬂoating point computation
by reducing the precision whenever the programmer indicates that
computation does not require high precision, e.g. using the IEEE
standard 754 format for ﬂoating point. Thus, ﬂoating point data
will use fewer bits than standard format (e.g. 16), and both the
ﬂoating point unit that operates them and the register ﬁle can be
considerably smaller [4]. We will also implement a similar mecha-
nism for integer values that are known to be narrow, i.e. that are
inside a small range of values [5]. In a similar fashion, data caches
and memory will be modiﬁed to exploit the smaller size of data,
either by powering down some blocks or packing more data in
the same capacity. This can also be leveraged to reduce the amount
of data sent in messages.
2.2.4. Heterogeneous computing
In ParaDIME, we propose to implement different strategies that
incorporate heterogeneity at two levels: architecture and device.
At the architecture level, one promising way to deal with the dark
silicon issue is to use heterogeneous processors, for example with
several accelerators, where only a small number of them is pow-
ered on simultaneously. In ParaDIME, we will use specialized
accelerators such as vector co-processors and heterogeneous CPU
cores/processor in the same system such as ARM (big.LITTLE)11 http://www.arm.com/products/processors/technologies/biglittleprocessing.php.
Please cite this article in press as: S.K. Rethinagiri et al., ParaDIME: Parallel Dis
process. Microsyst. (2015), http://dx.doi.org/10.1016/j.micpro.2015.06.005and NVIDIA’s Quadro.2 We will evaluate the power, performance
and energy characteristics of common existing hardware accelera-
tors, such as FPGAs, GPUs or DSPs and heterogeneous CPUs. At the
device level, we will introduce heterogeneity to reduce energy con-
sumption and to maintain the CPU performance without any
degradation.2.2.4.1. Architecture-level heterogeneity. In the context of ParaDIME,
we will use the Power Estimation Tool at System-level (PETS) [6],
for estimating and optimizing power. This tool simpliﬁes applica-
tion porting as well as enables the user to choose the processor
architecture upon which to perform hardware/software
co-simulation. PETS was initially developed for the evaluation of
MPSoC systems [7–9]. In ParaDIME, we have extended it to model
a variety of other systems, including GPUs [10], DSPs, FPGAs [11]
and multi-core (dual- and quad- core) ARM processors [12].
Fig. 3 shows our architectural simulator for heterogeneous
platforms.2.2.4.2. Device-level heterogeneity. The main challenge is to reduce
power consumption by reducing the supply voltage due to con-
cerns of either reducing performance (due to reduced drive cur-
rents) or increasing leakage (when reducing threshold voltage
simultaneously). The sub-threshold slope of the transistor is a
key factor in inﬂuencing the leakage power consumption. In this
work, we propose the use of III–V [13] devices that exhibit
sub-threshold slopes steeper than the theoretical limit of
60 mV/decade found in CMOS devices. Consequently, III–Vs can
provide higher performance than FinFETs [14] based designs at
lower voltages. However, at higher voltages, the Ion of FinFETs is
much larger than can be accomplished by the ﬂushing mechanism
employed in existing III–V devices. This trade-off enables architec-
tural innovations through use of heterogeneous systems that
employ both III–V and FinFET based circuit elements.
Heterogeneous chip-multiprocessors that incorporate cores with
different frequencies, micro-architectural resources and
instruction-set architectures are already emerging. In all these
works, the energy-performance optimizations are performed by
appropriately mapping the application to a preferred core.2.3. Programming-level
The programmer can inﬂuence software helping the overall sys-
tem to be more energy-efﬁcient. In this project, we focus on the
interaction of applications with the hardware as well with the
runtime.
The interface to the hardware can be seen as an extension of the
programming model (API), which allows the programmer to indi-
cate safe sections for lowering Vdd, as well as marking types and
methods for calculating and storing values with reduced precision.
For efﬁcient message passing, we rely on the actor model.
The interface to the runtime (at data centers) provides dis-
tributed communication for enabling energy-efﬁcient allocation
and scheduling of resources (= static energy proﬁles). The deﬁni-
tion of static energy proﬁles are conﬁguration-based indications
by the user for the runtime.
For ParaDIME, we decided to use Scala [15], a general-purpose
language, that runs on top of the JVM and combines functional
and object-oriented programming patterns. Since the release of
Scala V2.10,3 Scala includes the Akka framework, a library with actor
model support.2 http://www.nvidia.com/object/tegra.html.
3 http://www.scala-lang.org/news/2013/10/01/release-notes-v2.10.3.html.
tributed Infrastructure for Minimization of Energy for data centers, Micro-
Fig. 3. Heterogeneous architectural simulation environment.
Listing 1. Annotations for lowering Vdd .
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In addition to Scalas being compatible with the Java API, it is
also possible to write a part of the code using other languages such
as C or CUDA and then integrate these into the main Scala applica-
tion rather easily. We have used this capability to deﬁne low-level
annotations for indicating data types with reduced precision, and
safe regions for operations below safe Vdd. For low-level annota-
tions we use Scala annotation macros, which allow us to deﬁne
annotations and with them linked macros that will be executed
at compile time.
We deﬁne two general annotations (@AlterMethod,
@AlterType) that can be applied to the deﬁnition of types as well
as methods and are fairly generic, which allows us to adapt to the
provided features in the course of the project. We do not support
annotations that target method calls to avoid errors if the program-
mer forgets to reset the voltage or precision. With the annotations
it is possible to add a variable amount of arguments in the form of
key = value pairs, which can be combined as necessary.
To simplify the usage for the programmer, we deﬁne three pro-
ﬁles (nominal, safe and unsafe) for interacting with the hardware
related to lowering the Vdd. The programmer can choose three
types of annotations as speciﬁed in the following Listing 1.
Although it is possible to deﬁne low Vdd also for types using the
@AlterType annotation, it is not recommended to actually use
them, since the change of voltage requires several instruction
cycles (a compiler warning will be raised in such a case).
An annotation consists of the key-value pair lowVdd =
hnominal, safe, unsafei. We chose these simple types to be
independent from the supplied voltages of the hardware. Note that
the nominal value represents the default case and does not have to
be necessarily used yet. However, we leave it open to extend the
annotations scope away from deﬁnition of methods and types to
calls depending on the future development of ParaDIME.
Safe means that the hardware chooses reduced voltage, but
above safe limits, whereas unsafe lowers the voltage radically such
that errors are very likely and might have to be handled and error
detection and recovery mechanisms are required. Which error
detection and recovery mechanism is appropriate will be chosen
by the hardware, the programmer only indicates whether a relia-
bility mechanism is required.
Similarly to lowering the Vdd, a programmer can annotate types
and methods for using reduced precision. Again, we provide three
proﬁles, the programmer can choose from the following key-value
pairs: precision = hstandard, reduced, radicali. The hard-
ware chooses the appropriate values linked to these proﬁles,Please cite this article in press as: S.K. Rethinagiri et al., ParaDIME: Parallel Dis
process. Microsyst. (2015), http://dx.doi.org/10.1016/j.micpro.2015.06.005whereas standard means full precision. As speciﬁed by the hard-
ware it is possible to add type annotations to Float and Double def-
initions. In all cases the hardware will use fewer bits to represent
data with reduced precision.
Open questions to consider include (1) the speciﬁcs of annota-
tions at method declaration, (2) the effects of calculations with val-
ues on reduced precision and (3) the effects of annotations on
deﬁnition of variables with custom types. The second point might
be handled under the hood.
2.3.2. Efﬁcient message passing: actor model and Scala STM extension
We proposed several extensions for improving the efﬁciency of
the actor model that are more or less visible to the programmer.
We ﬁrst introduced concurrent message processing by encapsulat-
ing each processing within an actor in a transaction (using
Transactional Memory (TM)) [16]. With sequential processing,
access to the state will be suboptimal when operations do not con-
ﬂict (e.g., modiﬁcations to disjoint parts of the state, multiple read
operations). TM can guarantee safe concurrent access in most of
these cases and can handle conﬂicting situations by aborting and
restarting transactions. However, we noticed that in cases of high
contention, the performance of parallel processing dropped close
to or even below the performance of sequential processing.
Hence, we need to reduce the contention. We presented an exten-
sion of this work [17], which is in contrast to the other extensions
visible to the programmer because we introduce a newmethod call
to Scala STM. We propose a combination of two approaches: (1)
relaxing the atomicity and isolation for some read-only operations
and (2) determining the optimal number of threads, executing
transactional operations dynamically throughout the execution of
the algorithm.
2.3.3. Static energy proﬁles
In this section, we deﬁne static energy proﬁles, which will be
extended in the course of the project. As an example, the proﬁles
can be low energy, economy, and high performance (similar to bat-
tery usage modes on a PC). If the programmer indicates that the
application should run in low energy mode, the ParaDIMEtributed Infrastructure for Minimization of Energy for data centers, Micro-
6 S.K. Rethinagiri et al. /Microprocessors and Microsystems xxx (2015) xxx–xxxframework can make decisions on allocating the required
resources: e.g., low number of Virtual Machines (VMs) on
low-performance CPUs, limited parallelization, low number of
actors, etc.
In ParaDIME, we target the static energy proﬁles towards
data-centers, i.e., we can use the energy proﬁles for managing
the allocation of VMs and any runtime-level decision. We plan to
use performance counters as well as power estimation to validate
energy proﬁles.
2.4. Runtime-level
2.4.1. Operation below safe Vdd
We want to increase the energy-efﬁciency at the CPU level by
decreasing the CPUs supply voltage. Modern CPUs already incorpo-
rate energy-efﬁciency measures. The processor supports several
power states in the real machine. The ACPI standard deﬁnes
exactly four different power states: C0–C3. Besides power states,
the processor may also support different performance states. The
number of performance states differs between processors. They
are numbered P0, P1, . . . , Pn. Each successively higher state
reduces the processor’s performance, because the voltage and/or
frequency are reduced.
Based on the application annotations the Vdd can be lowered.
This is achieved, for example, by annotating non-critical sections.
The runtime also provides automatic voltage and frequency scaling
and allows for low and near threshold operation. It will provide the
current state information to the application.
2.4.2. Energy-efﬁciency at the data center level
To increase the energy efﬁciency at the data center, we plan to
increase average utilization levels. By pushing utilization levels up,
the comparatively high baseline power consumption is compen-
sated for. We plan to combat the previously mentioned drawbacks
of high utilization levels by executing a mix of compute tasks on
each server. We distinguish between two types of tasks: interac-
tive and batch. Interactive tasks have stringent performance
requirements expressed as service level agreements (SLAs).
Batch tasks, on the other hand, have turnaround times 2–3
magnitudes larger than interactive tasks, i.e., hours or days. This
ﬂexibility allows us to achieve utilization values of 90% and higher.
Each server executes a mix of interactive and batch tasks. We have
to ensure that interactive jobs never account for more than, say,
50% of the load. Additional capacity is consumed by batch tasks.
Whenever there is a spike in interactive load, batch tasks will yield
their resources to the interactive tasks. As soon as the surge in
interactive load subsides, the batch tasks will continue executing,
occupying all available spare resources. In ParaDIME, we propose
energy efﬁcient scheduling decisions for runtime based on the
information given to it by the hardware and application.
We also propose mechanism to support for migrating applica-
tions between physical servers if it deems this beneﬁcial with
respect to energy efﬁciency and also a mechanism to swiftly reac-
tivate suspended virtual machines.
2.4.3. Energy-proportionality at the data center level
Energy-proportional computing is a concept where the power
required by a computing system is directly proportional to the
work performed. A standard commodity server is typically not
energy-proportional. An energy-proportional server would draw
0W at 0% utilization. The power drawn would increase linearly
with utilization. Even though individual components, here servers,
may not be energy proportional, it has been shown that
energy-proportionality can be approached at the aggregate level.
A server with close to 0% utilization can be switched off, while
the work is taken over by the remaining servers. We propose aPlease cite this article in press as: S.K. Rethinagiri et al., ParaDIME: Parallel Dis
process. Microsyst. (2015), http://dx.doi.org/10.1016/j.micpro.2015.06.005novel energy-proportional placement decisions of virtual machines
and also a mechanism to switch off and which workloads must be
moved between servers. Migration decisions follow a cost/beneﬁt
analysis.
2.4.4. Carbon-aware scheduling between multiple data centers
Energy efﬁciency is less important if sufﬁcient cheap and car-
bon emission-free energy sources are available. Because energy is
a growing cost factor for data center operators, reducing the overall
consumption in turn reduces the overall operating expenditures.
Coupled with penalties for carbon emissions the urge to cut energy
consumption is even stronger. If, however, a cheap and green
energy source is available, the overall consumption may suddenly
be secondary. When data centers have access to alternative energy
sources, say solar and coal, the question of where to process a task
is then also dependent on where energy is cheap, plentiful, and
green. Within ParaDIME, we propose making scheduling decisions
across data centers to select the ‘‘greenest’’ data center among
those available. The placement decision is based on information
about projected energy availability, cost, and heat demand.
2.4.5. Heterogeneous computing
CPUs are general purpose microprocessors. But even they have a
multitude of special purpose circuitry to help with, e.g., ﬂoating
point operations and streaming data manipulation (SSE1/2/3/4).
Besides the CPU, there are other components, which take over spe-
cialized tasks. The most prominent example is the graphics pro-
cessing unit (GPU). The GPU is an accelerator for graphics
processing. Rendering 3D scenes is a complex task which can, how-
ever, be sped up signiﬁcantly with special-purpose hardware. The
idea of accelerators is to implement certain functionality in hard-
ware instead of executing it in software on a general purpose pro-
cessing unit. By ofﬂoading tasks to the accelerator, the CPU is free
to do alternative work, or sleep if there is nothing else to do. The
accelerator, because it is specialized, will perform the same task
more efﬁciently. The runtime proposes mechanisms to indicate
when a task can be sent/ofﬂoaded to an accelerator and also a
mechanisms to turn accelerators off.
2.4.6. Energy-efﬁcient storage
The energy-efﬁcient storage system is an object store with a
simple interface to get, put, update, and delete objects. Objects
are binary data blobs as far as the storage system is concerned.
Each object is replicated R times, where R is the replication factor.
The replication factor is tunable. It allows different trade-offs for
data availability and storage overhead. Besides the minimum repli-
cation factor R, there exist additional copies of popular objects.
These exist solely to cope with increased read requests.
Whenever the aggregated client read throughput exceeds the
available bandwidth of live replicas, additional copies are brought
online. This ensures that the storage system only consumes energy
in proportion to the client demands. In ParaDIME, we propose an
interface to the application to persistently store data. The interface
is linked to the application in the form of a library. The library pro-
vides the basic primitives to create, read, update, and delete data
objects. To the library each object is an opaque binary string. The
storage library provides an additional level of encapsulation: the
details of accessing the storage system can be changed without
re-writing the dependent applications.
2.5. Communication across the layers
Several tasks developed in ParaDIME involve cooperation
between several layers, sharing information using
Look-Up-Tables or annotations among others. There are two tasks
that put together the device and hardware layers: lowering thetributed Infrastructure for Minimization of Energy for data centers, Micro-
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look-up table that characterizes the processor components for a
speciﬁc technology and Vdd. The values of the table are fed to
the simulator at the hardware layer in order to model the future
nodes. Between the Hardware and the programming model layers
and between the programming model and the runtime layers, we
use annotations developed at the programming model level for
the future data center node level prototype and for the current data
centers respectively in order to implement the lowering of the Vdd,
recovery mechanism and ﬁxation of the actor models for the par-
ticular core. From the runtime layer to multi-data center layer,
the communication is performed by using annotations based
workload partitioning and VMs deployment across the geographi-
cally distributed data centers. Furthermore, we also work on the
compiler (KEMU) based optimization techniques that will enable
the data centers to run with better energy efﬁciency.3. Benchmarks
We began our selection process by surveying a wide range of
algorithms and their available implementations (as benchmarks)
with respect to a set of high level, ‘‘nonstarter’’ criteria. In other
words, we would not further consider any benchmark that did
not meet these initial criteria, which can be summarized as fol-
lows: (1) The algorithms (implemented as benchmarks) and appli-
cations must be parallelizable while at the same time easily
implementable in shared memory. (2) The benchmark must have
few enough dependencies in order to be able to apply message
passing or the actor model. (3) Energy must be a key factor; the
benchmark must be deployable on an energy-aware platform that
would allow us to clearly measure and demonstrate an energy/per-
formance trade-off. (4) The benchmark allows for approximate
data types (necessary for approximate computing). Having
selected the initial candidate benchmarks, we next worked with
representatives from the other parts of the ParaDIME infrastruc-
ture to deﬁne a set of additional requirements based on the
methodologies that we hoped to implement and test.3.1. K-means benchmark
The K-means algorithm groups objects in an N-dimensional
space into K clusters. This algorithm is not embarrassingly parallel
and may beneﬁt from optimistic concurrency. In ﬁrst year of the
ParaDIME, we released several versions of K-means. The ﬁrst ver-
sion that we released is our research baseline which is a reimple-
mentation of the sequential K-means application as found in
STAMP [18] using Scala. Second, we implemented a
multi-threaded shared memory version of K-means. Finally, we
released an actor-based implementation to show the performance
differences for message passing. Our proposed actor implementa-
tion of K-means consists of two types of actors: the (a) (always
one) coordinating actor and the (b) (many) worker actors.
Worker Actors (WAs) claim responsibility for processing a disjoint
chunk of the input dataset and executing the multi-threaded
shared memory K-means algorithm. Further, we provide a simple
heterogeneous implementation, in which some actors can run on
the CPU while others are executed on a GPU. With Akka actors it
is easy to separate K-means tasks and to connect the GPU part
written in CUDA with the CPU part written in Scala with the help
of JNI.
In ParaDIME, we have started to provide support for low-level
annotations (Reduced precision computing, Operation below safe
Vdd) and their integration into K-means. In this implementation,
we have ﬁnalized the deﬁnition of annotations for the usage in
applications. While on a semantic level these annotations andPlease cite this article in press as: S.K. Rethinagiri et al., ParaDIME: Parallel Dis
process. Microsyst. (2015), http://dx.doi.org/10.1016/j.micpro.2015.06.005macros have been tested, we will focus on integrating K-means
with the simulator focusing on Low Vdd. Furthermore, we will
investigate the different trade-off by lowering the Vdd (by altering
the frequency of a CPU) on current hardware platform.
3.2. Hydraulic sub-surface simulation (Hydra) application
Multiple-point geostatistics [19] is a prominent tool that has
proven effective for performing geostatistical simulations. At its
core, the technique analyzes the relationships between multiple
variables in several locations at a time. In general, the cost associ-
ated with the deterministic determination of the hydraulic proper-
ties of the subsurface is prohibitively high. Hence, the aim of
multiple-point geostatistical simulation is to simulate the hydrau-
lic properties of the subsurface based on a given number of sam-
ples. A simulation consists of a Training Image (TI) and a
Simulation Grid (SG). To simulate an unknown point in the SG,
the algorithm locates n informed (or known) points in the SG,
which are located closest to the unknown point. We then record
all the offsets from the unknown point to the known points as well
as the values found at these offset locations. Then, for each of the
points in the TI, we compute the values located at recorded offset
locations and compare them to the values we observed in the SG.
Using a domain speciﬁc distance criteria, we ﬁnd the distance
between both sets of values. If the distance falls below some pre-
deﬁned threshold, we stop the search and ﬁll the unknown point
on the SG using a value from the TI. Hydra is already implemented
in CUDA and has a graphical user interface that allows for execut-
ing a mixture of batch and interactive tasks. Additionally, the base
implementation of Hydra is of the appropriate size and complexity.
Finally, it lends itself to possible use in a data center, making it par-
ticularly desirable for testing the storage API that will be provided
by the runtime. This is particularly important, because none of the
other applications to which it was compared were suitable for test-
ing this aspect of the infrastructure.
In ParaDIME, we have released a sequential version of Hydra
and started with the implementation of the shared-memory ver-
sion and the actor-based version. The parallelization of the imple-
mentation has two ﬂavors, one parallelizing the SG and one
parallelizing the TI. While the parallelization of the TI can be done
implicitly, the parallelization of the SG is a bit harder as the num-
ber of dependencies is higher. Finally, we ported the TI paralleliza-
tion version to also run partly on a GPU using CUDA.4. Preliminary experimental results
In this section, we will present our preliminary results based on
the previously proposed methodologies.
4.1. Device-level results
For given lithography assumptions (typically geometrical dis-
tances for the patterns that can be effectively printed out on an
ASIC), we are now able to produce a usable standard cell technol-
ogy library. By usable, we mean that the library is compatible with
industry EDA ﬂow tools technology library set. For a feasible
lithography assumptions for the n10 technology, such technology
library has been generated for a ﬁxed temperature but targeting
different corners (slow–slow, typical–typical, fast–fast) for a 4 dis-
crete values of the Vdd (0.4, 0.5, 0.6 and 0.7 V). All these technology
libraries have been used to characterize a 64-bit adder circuit in
terms of: area, delay, leakage and total power. Out of all the data
points typical circuit is selected and different performance indica-
tors extracted. Using the distribution information of the delay on
the critical path, the probability of the path failure has beentributed Infrastructure for Minimization of Energy for data centers, Micro-
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architectural-level simulations. Once these are established, other
circuits will be considered to provide a ﬁner grain view.
In order to allow the below safe Vdd assessments, a complex
ﬂow has been set-up to span the complete IC integration life cycle
starting with lithography assumptions, passing though device
modeling, to standard cell generation and RTL circuit level analysis.
The whole ﬂow is divided in 3 consecutive steps:
 Technology generation enables creation of the technology used
as input for circuit synthesis and characterization.
 Circuit characterization provides a gate-level netlist for a given
RTL and set of technologies (different Vdd and process variation
corners).
 Below Vdd assessment produces the probability of the failure
for a given critical path in the design.
We will now detail each step.4.1.1. Step 1 – Technology generation
The automated technology generation framework is ﬁnalized
(depicted on Fig. 4). For a given lithography assumptions (typically
geometrical distances for the patterns that can be effectively
printed out on an ASIC), we are now able to produce a usable stan-
dard cell technology library. By usable we understand an industry
EDA ﬂow tools compatible technology library set, typically
exported in the form of.LIB (deﬁnes logic functionality timing,
power, area and used for gate-level synthesis and place route)
and.LEF (deﬁnes geometry used for place and route to generate
the ﬁnal circuit layout).
Based on lithography assumptions, we ﬁrst build transistor
device models. Once these models are stable (validated), we can
proceed with the design of a reduced set of standard cells. Using
advanced interpolation techniques this information is used to gen-
erate more exhaustive set of standard cell libraries in both :LIB and
:LEF ﬂavors.Fig. 4. Device charac
Please cite this article in press as: S.K. Rethinagiri et al., ParaDIME: Parallel Dis
process. Microsyst. (2015), http://dx.doi.org/10.1016/j.micpro.2015.06.005For feasible lithography assumptions and for the n10 technol-
ogy node, corresponding technology libraries have been generated
for a ﬁxed temperature but targeting different process corners
(slow–slow, typical–typical, fast–fast) and for a 4 discrete values
of the Vdd (0.4, 0.5, 0.6 and 0.7 V). All these technology libraries
can be then used to characterize any design in terms of area, delay,
leakage and total power, providing that we have a complete set of
synthesizable RTL descriptions.4.1.2. Step 2 – Circuit characterization
For the circuit characterization, we use a traditional design ﬂow
composed of usual synthesis, place and route steps. In the context
of this work the circuit characteristics will be extracted post syn-
thesis. The gain in accuracy using post placement and route circuit
model would not be justiﬁed.
The synthesis process is being repeated for a different set of
timing constraints supplied to the tool at each synthesis run for
all Vdd targets and three process corners. For each of these runs,
after synthesis the gate-level netlist is characterized in terms of
area, critical path timing and power (total, dynamic, switching,
leakage). The whole process is fully automated so that each new
design requires very little manual intervention and some CPU time
to produce all the necessary data.
For 4 voltages and 3 corners, even relatively simple design
would take couple of hours to complete, namely due to numerous
timing constraint targets. The synthesis tool assembles gates so
that the constraints are met, with minimum total area.
Typical area curve exhibit three zones:
 Flat-least effort, reaches the objective easily.
 Exponential rise-area goes up, tool is using faster cells.
 Flat-Max F is reached, no point in adding extra cells, constraints
are not met most likely.
The results that we obtain for a 64-bit adder are shown in Fig. 5
below:terization ﬂow.
tributed Infrastructure for Minimization of Energy for data centers, Micro-
Fig. 5. Device characterization ﬂow.
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In order to generate the critical path failure probability, we take
as input the delay information found after gate-level circuit char-
acterization for different corners. Three corners slow–slow, typi-
cal–typical, fast–fast deﬁne 3 sigma, average and +3 sigma
points of a normal distribution curve. For a:
 Given reference point (Max F/Max Vdd) we pick an operating
point (F).
 We then look for the intersection of this F with the bell shaped
curves for different Vdd.
The whole process of the normal distribution curve generation
and the corresponding area (i.e. probability generation) is illus-
trated in Fig. 6.
4.2. Architectural-level results
4.2.1. Below safe Vdd
In this section, we analyze the feasibility of applying the error
detection schemes with TM-based error recovery. We are speciﬁ-
cally interested in how much we can lower the voltage while still
providing high error detection capability. For the evaluation we
consider the following two scenarios: (1) We investigate the
energy overhead of the error detection schemes and the combined
error detection and recovery and (2) combination of different error
detection schemes. Our preliminary results are shown in Figs. 7
and 8.
In Fig. 7, we summarize the performance of all applications in
the SPLASH benchmark by averaging their energy consumption.
The energy consumption is normalized to the error-free base case
in which 2 V supply voltage is used. From this graph (Fig. 7), we
can observe that when a transaction consists of 100 instructions,
Double Modular Redundancy (DMR) starts to outperform the
base-case, when Vdd is 1.4 V (up to 28% reduction) or 1.2 V (upPlease cite this article in press as: S.K. Rethinagiri et al., ParaDIME: Parallel Dis
process. Microsyst. (2015), http://dx.doi.org/10.1016/j.micpro.2015.06.005to 54% reduction). Due to the increase in the fault rate, the proba-
bility of faults causing rollbacks repeatedly becomes signiﬁcantly
high. Thus, the energy consumption of DMR increases drastically
after this voltage level.
There is a trade-off between energy efﬁciency and reliability, as
we can see for DMR and symptom-based error detection and TM
recovery. Thus, we can for example combine symptom-based error
detection and DMR for consuming less energy, but providing full
reliability for critical parts. In Fig. 8, we analyzed the energy over-
head of this combination in comparison to the base case and DMR
only for a transaction size of 100 instructions. We assume that 30%,
50% or 70% of the application are only secured by symptom-based
error detection. With this combination it is possible to lower the
Vdd to 1 V (in comparison to 1.2 V with DMR only) and still be
more efﬁcient than the base case. Speciﬁcally, we reduce the
energy consumption by 66% in comparison to the base case.
Aging of the circuit can heavily modify its behavior. In
ParaDIME, one of the objectives is deﬁning the feasibility of lower-
ing supply voltage for future devices under the effect of aging.
Aging has an important role on voltage scaling since number of
timing errors increases when the circuit gets older. A similar aging
effect can be observed on NAND ﬂash memories in which when the
circuit gets older, the number of programming and retention errors
increases. These errors are well researched and modeled in the lit-
erature [20]. We have studied these existing models and presented
architectural mechanisms to correct programming errors so that
we increase the lifetime of NAND ﬂash memories [21]. The
Neighbor-Assisted Error Correction (NAC) increases the lifetime
of NAND ﬂash memories. In Fig. 9, the extended lifetime due to
NAC is divided into three regions based on NAC strength: stage 1,
stage 2, and stage 3. To guarantee system reliability, the raw Bit
Error Rate (BER) must be less than the acceptable raw BER (i.e.,
103) of the baseline ECC. Thus, the maximum P/E cycle lifetime
of the baseline ﬂash memory without NAC is only 18 k P/E cycles,
as shown in Fig. 9. NAC increases the P/E cycle lifetime by 22% (22 ktributed Infrastructure for Minimization of Energy for data centers, Micro-
Fig. 6. Failure probabilities.
Fig. 7. Energy for transactions with 100 instructions.
Fig. 8. Combination of different error detection schemes.
Fig. 9. NAND ﬂash memory aging.
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tively for different strengths. We conclude that NAC is effective in
improving ﬂash memory lifetime and as NAC strength is increased
lifetime improvement increases.Please cite this article in press as: S.K. Rethinagiri et al., ParaDIME: Parallel Dis
process. Microsyst. (2015), http://dx.doi.org/10.1016/j.micpro.2015.06.0054.2.2. Multicore and heterogeneous computing at the architectural-
level
As we mentioned in Section 2.2.4, we used PETS tool to estimate
power for multi-core and heterogeneous processor at the
architectural-level. The processor architecture which we use in this
project for heterogeneous computing are DSP C64x [22], GPU
Tegra3 [10], FPGA Xilinx Zynq 6951910 and Multi-core Cortex-A9
[23]. All the cores/processors execute the same workload. Fig. 10
shows the total energy consumption in mJ for K-means application
which is one of the selected benchmarks for this project. In terms
of energy consumption, we observe that until a certain number of
cores, the total system energy consumption decreases as the num-
ber of execution cycles is reduced and then it tends to stabilize as
the system performance improves. But increasing the number of
processors over a certain limit tends to be futile, as it just adds
new conﬂicts at the bus level, leading to more waiting cycles.
When comparing the energy consumed by each of the systems to
perform the same task, we observe that FPGA is more efﬁcient
compared to the other but programming using HDL is tedious.tributed Infrastructure for Minimization of Energy for data centers, Micro-
Fig. 10. Energy estimation of Kmeans for different hardware architecture implementation.
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cores. If we couple a low power arm with GPU then it will be more
energy efﬁcient than have big INTEL or AMD cores.
We have also completed the implementation of the vector pro-
cessor on an FPGA [24]. We have implemented the open-source
VESPA [25] soft vector processor on an Altera board, and we have
extended the design to implement a new memory architecture
(PVMC, a novel Memory Controller that is optimized for vector
architectures). We have vectorized several application kernels
and results have shown that our design has higher performance
and consumes small time than VESPA and that both vector designs
outperform and consume lesser execution time than the baseline
scalar processor as shown in Fig. 11.
4.2.3. Reduced precision computing
We evaluated the improvement on performance and power dis-
sipation of the reduced precision solution applied to the ﬂoating
point operations. The analysis has been made in two phases: ﬁrst,
on the core side, the ﬂoating point unit has beenmodiﬁed to operate
with reducedprecision values, the samehas been donewith the reg-
ister ﬁle. Then, the solution has been applied to the cache storage,Fig. 11. Speed up in terms of clock cycles comparison between scalar the Nios proc
Please cite this article in press as: S.K. Rethinagiri et al., ParaDIME: Parallel Dis
process. Microsyst. (2015), http://dx.doi.org/10.1016/j.micpro.2015.06.005for this analysiswe choose to virtually increase the cache size allow-
ing multiple reduced blocks to be stored in the same cache block.
System modeled has a single core with out-of-order execution,
and two levels of cache of 64 KB and 2 MB respectively. In Fig. 12,
we can see the impact in performance of the reduced precision com-
puting for a couple of SPEC2006 ﬂoating point applications,
cactusADM and zeusmp.We can observe how the solutionmanages
to obtain up to 13% speed-up. The percentage of ﬂoating point oper-
ations in these applications are 43% (cactusADM) and 35% (zeusmp),
and most of these operations are double precision (64 bits), while
the reduced precision values use 16 bits. Also, the signiﬁcant
amount of multiplications and divisions in these applications help,
as these are the operations where the improvements in perfor-
mance are higher. In Fig. 13, the reduction in dynamic power con-
sumption of the chip can be observed. As can be seen, most of the
dynamic power consumption beneﬁts come from the processor
side, specially from the ﬂoating point unit, which is an important
power consumer in this kind of applications. On the other hand,
the cache solution obtains a more humble improvement, although
the number of main memory accesses decreases by almost 10%,
which also implies lower pressure on the memory bandwidth.essors, the VESPA and the proposed vector processor with an PVMC extension.
tributed Infrastructure for Minimization of Energy for data centers, Micro-
Fig. 12. Reduced precision speed-up results.
Fig. 13. Reduced precision dynamic power optimization.
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Experiments in this section were executed on an i3 machine
with 2 cores and 4 threads, using 16 clusters. Intel(R) Core(TM)
i3-2120 CPU @ 3.30 GHz. We estimate the power consumption
on process level using PowerAPI [26].Fig. 14. (a) Power consumption comparison of running on 4 threads and
Please cite this article in press as: S.K. Rethinagiri et al., ParaDIME: Parallel Dis
process. Microsyst. (2015), http://dx.doi.org/10.1016/j.micpro.2015.06.005Considering power estimation, we see in Fig. 14(a) that the
sequential implementation requires the lowest power. The reason
is that only one of the cores is occupied. The other implementa-
tions use all of the cores; this fact is reﬂected by almost doubled
power consumption. However, with parallel systems, we can con-
siderably improve the performance, having impact on energy con-
sumption of the application (energy = power ⁄ time). In Fig. 14(a)
shows that actors and thread implementations can reduce the exe-
cution time, but the execution consumes around the same amount
of energy. To actually gain from concurrent executions it is neces-
sary to scale more as shown in Fig. 14(b). For these results, we exe-
cute the same experiment with an increasing number of threads on
a 48-core AMD Opteron. Starting from similar numbers with 4
threads, it can be seen that the actor implementation scales better
than the lock-based implementation. Additionally, from 8 threads
the improvement of execution time is high enough to save energy,
leading to a ﬁnal improvement of 90% points over the sequential
execution considering execution time.
Another interesting research work is about programming model
support for parallelism. Currently, it is done either with control
structures or abstractions. Control structures like threads and pro-
cesses are used to explicitly control parallelism and the access to
shared data. Abstractions realized with paradigms such as message
passing (e.g., using actors), tasks and dataﬂow graphs provide
implicit parallelism and simplicity to the programmer.
Abstractions keep the typical concurrency hazards away from the
programmer, who can develop his or her applications in a purely
sequential manner.
In classic dataﬂow programming [27,28], we differentiate
between nodes and arcs that are organized within directed graphs.
Nodes are state-less sequential functional code-blocks that commu-
nicate through input and output arcs with other nodes. The actor
model (speciﬁcally Akka as part of Scala) can be compared to data-
ﬂow programming, as actors are working independently and
exchangemessages. However, actors are able to keep state although
inan isolated fashion. Thismakes the actormodel rather comparable
to ﬂow-based programming [29], a particular form of dataﬂow pro-
gramming. Flow-basedprogrammingalso sharesprincipleswith the
MapReduce [30]model. Here, data is broken into chunks and implic-
itly processed in parallel in amapphase and latermerged in a reduce
phase. To show the capability of Akka to express ﬂow-based pro-
gramming, we implemented the K-means benchmark using the
MapReduce programming model. The implementation comprises
map-actors that work on their part of the input independently in
parallel and forward their results to the reduce actor.(b) execution time comparison with increasing number of threads.
tributed Infrastructure for Minimization of Energy for data centers, Micro-
Fig. 15. Power, energy and execution time comparison.
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expressing iterative algorithms like K-means, some data might
have to be copied multiple times. Hence, the map actors are reused
in the next iteration and keep state (the initial input). The reduce
actor merges the results and decides whether a new iteration is
necessary.
We implemented K-means once using threads and shared
memory and once using actors. We compare the execution time
and power consumption with the sequential K-means implemen-
tation. The experiments are done on an i3-2100 having 3.1 GHz,
2 cores and 4 threads (hyperthreading), 6 GB RAM, using a recent
Ubuntu setup and Java 1.7.
We also implemented 2 actors/2 threads to match the number
of cores. To investigate scaling and scheduling we increased the
number of threads/actors to 12. We further investigated what the
impact of core-pinning has on the execution, hence, we used task-
set to pin the threads to speciﬁc cores. For the power consumption
measurement we relied on a power meter (PowerSpy 2.04) that
reports power values every second. The energy consumption is then
calculated as the average power multiplied by the execution time. As
we can see in the following Fig. 15, the sequential implementation
requires the least power, but the highest execution time, resulting
in rather high energy consumption. In comparison, the multi-
threaded implementations require more power, as they use more
CPU resources but less execution time. If the performance is
increased enough as in the case of 12 threads and 12 actors, the
resulting energy consumption is lower than for the sequential execu-
tion. In general, however, the actor-based MapReduce performs
worse than the shared memory version. The reason is the require-
ment of immutable messages, leading to overheads. Note that opti-
mizations of the actor model, e.g., by providing mutable access for
read-only data would reduce this overhead.4 http://www.alciom.com/en/products/powerspy2.html.
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process. Microsyst. (2015), http://dx.doi.org/10.1016/j.micpro.2015.06.005Another point is the scheduling impact. We can see the inﬂu-
ence on execution time and power consumption becomes evident
depending on which cores the tasks are scheduled. While the typ-
ical load balancing is trying to ﬁll all cores equally, for lower power
consumption it would be better to ﬁll the cores one after another.
However, in the total energy consumption (at least in this case) the
results barely differ.4.4. Data center-level results
4.4.1. Fast virtual machine resume
As outlined in Section 2.4, one aspect of ParaDIME is to increase
the energy efﬁciency of a single data center. In this context, we
identiﬁed a previously neglected class of applications with only
sporadic resource requirements, for example, a web server which
only answers a few requests per hour. For this class of infrequently
accessed services, it makes sense to suspend the services while it is
idle and only resume it when a new request arrives. While sus-
pending idle services helps the resource provider to reduce its
required capacity, it is important to reactivate the service swiftly
once more work arrives. We have modiﬁed the open-source virtual
machine emulator qemu/kvm, to resume virtual machines almost
instantly. To evaluate our modiﬁcations, we performed bench-
marks with different applications, storage technologies (HDD vs
SSD), and storage locations (direct-attached vs networked).
Fig. 16 illustrates the results for resuming a virtual machine from
a checkpoint stored on a network-accessible SSD.
While Fig. 16 presents data for three different resume strategies,
we focus on the hybrid resume variant. Depending on the applica-
tion, it is possible to resume a virtual machine over the network
in 1.0–2.8 s. While some applications, notably Mediawiki, take
longer to resume, because they access more memory during the
resume, other applications, e.g., Django and Rubis, take less time.
This is the worst case delay only experienced on the ﬁrst request.tributed Infrastructure for Minimization of Energy for data centers, Micro-
Fig. 16. Virtual machine resume times from remote SSD over a gigabit Ethernet
network.
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will be answered much faster. Further measurements and a more
detailed explanation are available in the original publication [31].4.4.2. Periodic state synchronization
The goal to power off servers is complicated by directly
attached storage, because as soon as server is ofﬂine, the stored
data becomes inaccessible. In this context we developed a system
named dsync to efﬁciently synchronize gigabytes of data between
two machines. Fig. 17 compares the synchronization time taken
for different synchronization methods. We observe that dsync is
among the fastest methods, while referring the interested reader
to the original publication [32] to learn more about the exact dif-
ferences between the various methods. The wall-clock time taken
to synchronize is only one aspect in which the methods differ.
Resource consumption, such as disk I/O and computational over-
head, are also important metrics to consider in this context.
Furthermore, ParaDIME project targets a geographically dis-
tributed infrastructure where tasks, in the form of virtual machi-
nes, are migrated between data centers. The excess heat each
data center produces is used for secondary purposes, such as gen-
erating warm water and heating residential buildings. Hence, the
decision when and where to migrate is mainly inﬂuenced by exter-
nal factors such as the demand for more or less excess heat.
Moreover, virtual machine migration typically requires to send
multiple gigabytes of data over the network. We minimize the dataFig. 17. The time to synchronize grows with the data set size. rsync is by far the
slowest method while dsync is on par with copy and ZFS.
Please cite this article in press as: S.K. Rethinagiri et al., ParaDIME: Parallel Dis
process. Microsyst. (2015), http://dx.doi.org/10.1016/j.micpro.2015.06.005transfer by keeping a checkpoint of the VM at each data center the
VM visits. A migration to a data center with an existing checkpoint
must only copy the updates from the migration source to the des-
tination. This reduces the migration trafﬁc to only 40% of the orig-
inal unoptimised case in a typical scenario.
5. Conclusions
The ParaDIME project targets minimization of energy by
proposing different distributed methodologies at different
abstraction-levels for data centers. The ﬁrst phase of this project
(October 2012–June 2013) ‘‘Requirement speciﬁcations and con-
cepts’’ has been successfully completed. This project is currently
in the start of the ﬁnal phase (October 2014–September 2015)
‘‘Full speciﬁcation and Implementation’’.
From the device-level, we are currently investigating on 14 nm
and 7 nm nodes of FinFET and III–V devices and exploring the
stacking concept for data centers (2.5D and 3D). We also examine
the concept of lowering the VDD and the delay error rates for those
device speciﬁcations.
At the architectural-level, we have started to implement tech-
niques to improve the efﬁciency of message passing and lowering
the VDD for ARM and Intel processors. We have successfully imple-
mented the heterogeneous part of this project with FPGA, DSP and
GPU. Currently, we are exploring the device-level heterogeneity at
the architectural-level.
At the programming-level, we have released the K-means
implementation of scala code. Now, we are working on program-
mer friendly annotations by which software developers can men-
tion and implement, in which part of the code, lowering of the
VDD and error recovery concept can be introduced.
At the run-time, we are now implementing below safe VDD con-
cept and trying to explore various other methods to promote green
computing such as an energy efﬁcient storage facility.
The outcome of this project will serve as a roadmap for future
data center processors, will promote green computing and will
serve as a example for the programmer to develop energy efﬁcient
software for data centers.
After completion of the project, most of the tools and the tech-
nologies developed within this project will be released to the
research community as open-source.
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